扒开美女水嫩嫩的小泬的网站视频_亚洲小视频国产毛片_夜夜爽精品视频_仓井空OXXX无码_又黄又爽又色视频_国产内射在线激情一区国产精品亚洲色一色_亚洲日韩精品A∨片无码不卡_国产精品一区二区久久_在线日韩精品中文字幕_好大老师好爽快点深一点漫画,好湿～用力～嗯～c我～视频男男,熟女人妇成熟少妇系列,小早川怜子XXXXAV在线

?Responsible for deploying AI models (such as E2E, VLM, BEV, occupancy, NLP, etc.) converted from training frameworks into AI cockpit or autonomous driving products.

?Collaborate with algorithm team to support algorithm engineers in optimizing models, including model compression, quantization, pruning, distillation, etc., to reduce model size and compute complexity.

?Collaborate with basic software team to optimize model design based on chip hardware resources and software architecture to ensure effective integration and performance of the algorithm in overall system.

?Research and evaluate different hardware platforms and software frameworks to select the best technical solution for different computing scenarios.

?Deploy model execution environments based on QNX/Linux/Android.

?Solve technical problems during AI model deployment, including toolchains, compilation, integration, and execution.

?Actively communicate with chip vendors to solve problems.

?Bachelor's degree or above in Computer Science, Software Engineering, Artificial Intelligence, or electronic engineering field, with solid knowledge in computer science.

?3+ years of experience in AI model deployment in autonomous driving or AI cockpits.

?Knowledgeable with common deep learning frameworks (such as PyTorch, TensorFlow, etc.), familiar with deep learning knowledge such as CNN and Transformer.

?Familiar with AI models for autonomous driving, experience in deep learning model deployment and performance optimization is preferred.

?Familiar with Linux/QNX operating systems, including task scheduling, memory management, etc.

?Proficient in C++/Python programming languages.

?Proficient in cross-compilation, integration, development, and debugging of embedded software SDKs.

?Familiar with heterogeneous computing, with a deep understanding of computing resources such as CPU/DSP/GPU/NPU, development and optimization of efficient communication and synchronization schemes, and identification of chip computing bottlenecks.

?Experience in deploying models on edge-side AI chips is preferred, such as Qualcomm SA8255/Nvidia Orin/Horizon J6, etc. Familiar with related technology stacks such as QNN/OpenCL/TensorRT/CUDA is preferred.

?No block on reading English specification and technical documents, good oral English is a plus.

?Strong ability to learn quickly, strong self-motivation, and enjoy sharing and helping others.