扒开美女水嫩嫩的小泬的网站视频_亚洲小视频国产毛片_夜夜爽精品视频_仓井空OXXX无码_又黄又爽又色视频_国产内射在线激情一区国产精品亚洲色一色_亚洲日韩精品A∨片无码不卡_国产精品一区二区久久_在线日韩精品中文字幕_好大老师好爽快点深一点漫画,好湿～用力～嗯～c我～视频男男,熟女人妇成熟少妇系列,小早川怜子XXXXAV在线

As an ASIC layout designer, you will be responsible for analog layout design from block level, up to top level IC integration and physical verification for advanced ASIC in MEMS sensor. You will work with international design team to ensure the layout delivery on time and in quality, then execute whole tape-out flow together with wafer foundry. Work with digital backend engineer to generate DFE file for P&R and integrated digital layout into whole chip. You will also work with CAD engineers to continuously improve our PDKs and design environment.

?Bachelor or master degree majored in microelectronics or relevant electrical engineering field (main course: analog circuits, digital circuits, semiconductor device and physics, semiconductor manufacturing).

?5 or above years’ experience in analog/mix-signal integrated circuit layout for ADCs, DACs, PLLs, LDOs, Charge pump, bandgap design

?In-depth knowledge of TSMC28nm ~ 152nm, SMIC110nm, TZ 180nm BCD SOI technologies and design rules

?Solid knowledge of industry standard IC layout conventions and rules for reducing layout risk

?Proficiency with Cadence Virtuoso platform as well as Cadence and Mentor Graphics verification and extraction tools （Calibre, PVS, Assura, etc.… ）

?Understanding of CMOS process side effect and known how to minimize the risk in layout (e.g. lithographic mismatch, LOD effect, WPE effect, latch-up, ESD, antenna, density stress, etc...)

?Be able to analysis EM and IR drop

?Skilled in Linux operating system

?Strong problem-solving skills

?Fluent English in writing and speaking.