扒开美女水嫩嫩的小泬的网站视频_亚洲小视频国产毛片_夜夜爽精品视频_仓井空OXXX无码_又黄又爽又色视频_国产内射在线激情一区国产精品亚洲色一色_亚洲日韩精品A∨片无码不卡_国产精品一区二区久久_在线日韩精品中文字幕_好大老师好爽快点深一点漫画,好湿~用力~嗯~c我~视频男男,熟女人妇成熟少妇系列,小早川怜子XXXXAV在线

思科 · 研發(fā)部 - IoT

FPGA Verification Engineer

25k-35k/月  /  3年  /  上海

2023-06-08 更新

該職位HR要求填寫
特殊信息

請用微信掃碼后投遞

因聯(lián)合利華僅允許通過微信端網(wǎng)申
請注冊/登錄后直接點(diǎn)擊“立即投遞”掃碼到微信端填寫簡歷

請掃描公眾號二維碼進(jìn)行人才推薦
多重好禮等你來~

我要推薦

若你發(fā)現(xiàn)本職位存在違規(guī)現(xiàn)象,歡迎舉報(bào),。

提交成功

3s后自動關(guān)閉

舉報(bào)職位

職位屬性

  • 招聘類型:社招
  • 工作性質(zhì):全職

職位描述

You will be part of the IoT FPGA team in the core hardware group at Cisco. As part of this team you will be involved in the definition, design, system integration, and verification of industrial protocols and features for ruggedized networking equipment for manufacturing, transportation, energy among other applications.

 

You will join a team of extremely talented FPGA design and verification engineers who develop world-class industrial switching and routing products using industry leading-edge tools.

任職條件

3-5 years in FPGA design.

BS degree in EE/CE or equivalent.

Design verification of FPGAs for IoT connectivity hardware.

Architect, document, code, verify, lab test, debug industrial protocols implemented in FPGAs.

Write scripts in Python to improve efficiency of FPGA simulation flows.

SystemVerilog and UVM are essential skills along with mastery of VCS.

Experience with the full life cycle of FPGA development from architecture through product release and sustaining.

Networking knowledge is a big plus.

職位要求

  • 學(xué)歷要求:本科及以上
  • 工作經(jīng)驗(yàn):3年以上
  • 外語要求:英語

公司福利

  • 生日帶薪假
  • 超長帶薪年假
  • 免費(fèi)班車
  • 五險(xiǎn)一金
  • 住房津貼
  • 年終獎金
  • 商業(yè)保險(xiǎn)
  • 彈性工作制
  • 補(bǔ)充醫(yī)療保險(xiǎn)
  • 優(yōu)秀同事共處
  • 專業(yè)培訓(xùn)
  • 完善的醫(yī)療保障
  • 每年5天帶薪公益假
  • 完善的保險(xiǎn)和福利體系